cuitry, the troubling effects of the source lead inductance can be lessened. This Letter describes circuit design techniques to circumvent these problems. When switching takes place the effective capacitance between the gate and source of each MOSFET is dVd '
The drain-source capacitance has been neglected, CapacilQN c 1 
Eqns. I and 2 may be combined and rewritten as 
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ELECTRONICS LETTERS 29th September 1994 Vol. 30 No. 20 added in series then C 4 = }-,C 2 or in general C n = l/(n-I)'C~ for n '2. 2. These gate capacitors can be combined as shown in Fig. lb , -where C 2 supplies charge to the gates of M2 and M3. This gives C 2 = 2,C 2 and C 3 = C 2 or in general C n = (m-n+I).C 2 where m is the total number of MOSFETs in series and n is the number of the MOSFET. Fig. 2 shows the basic scheme for driving power MOSFETs. The unwanted source lead inductance is also shown. To prevent gate oxide damage, the gate-source potential should be limited to 20V. To illustrate the switching speed problem, consider a ideal 20V step voltage applied directly to the gate of MI. Initially all of this voltage is dropped across the source inductance. The rate of current rise is dV/dt = 20V/SnH or 4 Ains for a S nH source inductance. Clearly this is a limitation if switching 30A in 3ns is desired. Use of the scheme shown in Fig. 2 will overcome the source inductance limitation while protecting the gate-source oxide. When the string of FETs are off, 81 is closed and S2 is open. When pulsed, 81 is opened and S2 is closed allowing VG to be applied across C limu , Cg"' ff and Ls. Initially all of VG will be dropped across Ls. The current in the source lead inductance will be increasing at a rate of di/dt = V dLs. The capacitance C lim ;, is selected to satisfy 20 = (VG,Clim;t)/(Climil +C gseff )' This is simply a capacitive voltage divider between Clim;t and C gseff which limits the gate source voltages after the effects of the source inductance die out. The gate voltage will rise substantially above 20V but the gate-source voltage will operate within the maufacturer's specifications. 
MI-M4 are IRF740
Experimental results: A IS00V pulse generator was designed with the techniques given above to drive a son load with nanosecond risetimes and falltimes. Owing to their 400V drain-source voltage rating, four IRF740 MOSFETs were used. The schematic diagram of the pulse generator is shown in Fig. 3 . The resulting output pulses are shown in Fig. 4 . The falltime is -3ns and the risetime is 20ns/division Fig. 4 Output of pulse generator lVith varying amplitudes and pulse widths Conclusion: Design techniques were presented which allowed power MOSFETs to be used in series for higher voltage applications. Also presented was a power MOSFET driver circuit which overcame the switching speed problems associated with the source lead inductance. Pulses of this type should find uses in high energy physics, ultrafast optics such as gating microchannel plates and generating sweeps for streak cameras and in drivers for pulsed power applications. MCM layer assignment using genetic search R. Vemuri and R. Vemuri
Indexing terms: Circuit layout CAD. Genetic algorithms
A genetic algorithm for the MCM (multichip module) layer assignment problem is presented. A problem-specific genetic encoding scheme is used. Experimental results show that the proposed genetic algorithm consistently produced the same or better results than the simulated annealing algorithm and the best deterministic layer assignment algorithm known.
Introduction: A multichip module (MCM) is a multilayer electronic package. The top layer in a typical MCM is the chip layer on which bare dies are mounted. Below the chip layer are several pin redistribution layers whose purpose is to rearrange the signals from the pins of the dies into a uniform two dimensional grid pattern. Below the pin redistribution layer are several signal layers which are used for interchip signal routing. Each signal layer consists of two planes: x-plane and y-plane (Fig. la) . Horizontal segments (x-segments) of a wire are routed on the x-plane and vertical segments (y-segments) are routed on the y-plane. x-and ysegments are connected by a via between the two planes. The objective of layer assignment is to assign each interconnection net to a signal layer such that no two net segments on a plane intersect each other. As the cost of fabricating an MCM and the cost .
. .
